Junction transistor synchronous rectification by Pasciutti, E. R.
General Disclaimer 
One or more of the Following Statements may affect this Document 
 
 This document has been reproduced from the best copy furnished by the 
organizational source. It is being released in the interest of making available as 
much information as possible. 
 
 This document may contain data, which exceeds the sheet parameters. It was 
furnished in this condition by the organizational source and is the best copy 
available. 
 
 This document may contain tone-on-tone or color graphs, charts and/or pictures, 
which have been reproduced in black and white. 
 
 This document is paginated as submitted by the original source. 
 
 Portions of this document are not fully legible due to the historical nature of some 
of the material. However, it is the best reproduction available from the original 
submission. 
 
 
 
 
 
 
 
Produced by the NASA Center for Aerospace Information (CASI) 
https://ntrs.nasa.gov/search.jsp?R=19710020621 2020-03-23T15:18:02+00:00Z
wr	 1
X-761-71-216
PREPRINT
HASA Tt?ol X
 TRANSISTOR
fYNCHIRONOUS RECTIFICATION
E.; R. PASCIUM	
I
	
JUNE 1971	 ^.^^,^u;a?Zt^^►,^
JUL  1971
t"xat^ Ett F}Liltrt,	
hv'
la'yr CIL
cQ	
^^O
---^- GODDARD SPACE EEIDNT
GREENRFL.T_ MARY[ IN 
_	 1V '^ 1	 0	 -. .
_
°^	 (ACCESSION	 ER)RU)
oe
LL	 ?AGES	 (CODElON-4—SA CR OR TM)r OR AD NUMBER)	 (CATEG RY)
7

PRECEDING PAGE BLANK NOT FILMED
JUNCTION TRANSISTOR SYNCHRONOUS
RECTIFICATION
E. R. Pasciutti
Engineering Physics Division
ABSTRACT
Higher efficiency and reliability are needed in the rectifica-
tion used to produce low output voltages. To this end, the
application of driven synchronous rectifier circuits is in-
vestigated. One reliability problem of such circuits, the
"double-on" resulting from storage time, is illustrated
for low output voltages obtained from rectification of the
square-wave outputs of low input voltage converters. A
comparison of the rectification efficiency and reliability
of driven transistor synchronous rectifiers with that of
barrier diodes indicates that the choice of rectifiers in
low output voltage applications is dependent on both the
source and output voltage levels of the application.
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JUNCTION TRANSISTOR SYNCHRONOUS RECTIFICATION
INTRODUCTION'
The use of Schottky-barrier low-resistivity metal-to-silicon junction techniques
as well as the use of transistors driven as synchronous rectifiers have enabled
substantial reduction of rectification losses (1). Industry efforts to improve
low output voltage rectification efficiencyhave focused principally on power-
z diode development.
For the low output voltage requirements contemplated for new integrated-
circuit applications, rectification efficiency and reliability improvement is
needed. To this end, circuit approaches that use driven transistor synchronous
rectification were investigated, and such devices were developed at Goddard
Space Flight Center- (GSFC) This report presents the major results obtained
from the development and utilization of driven transistor synchronous rectifica-
tion of square-wave inverter outputs generated by low input/low output voltage
converters. i
BACKGROUND
Diode Rectification
From Figure 1, an approximation of the diode-rectification efficiency ll is
z
T1 = V0 -	 1	 1O	 l	 ,'VIN	 1 + VD/Vo;
neglecting other losses. For low output voltages, V D is the significant
efficiency-reducing factor: As V D is minimized, 11 is maximized.
Synchronous Rectification
Figure 2 illustrates full-wave,*,ransistor synchronous rectification stages
which are voltage driven from the output transformer of a dc-to-square-
wave-ac inverter (2, 3). The long storage time inherent in the low-saturation-
resistance transistors of the synchronous rectifiers produce the familiar
"double-on" condition which can result in abnormally high inverter switchover
current transients as illustrated in Figure 3. The double-on condition reduces
both reliability and efficiency, In this circuit arrangement, because there is
no crossover speedup forcing provision, the rise and fall times are slow,
	 f
`	 which results in reduced efficiency and increased output ripple. Also, the
diode voltage drop varies with load, which causes poor regulation.
i
1
t
SQUARE-W,4VE
INPUT
Icc
voi	 R
0
t
A
VIN 0
t
V0
0
Figure i . Full-wave rectification with diodes.
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	 The development at GSFC of an inverter with the means for base-current
shaping for sweeping charge carriers from the base region (4, 5) has enabled
the development and application of an effective base drive for transistor
synchronous rectification. This drive technique resolves several efficiency/
reliability problem areas, particularly the double -on overlap, thereby making
the transistor synchronous rectification approach reliable for low output
voltage rectification requirements where high efficiency and reliability are
needed.
Figure 4 is a schematic of a do-to-dc converter developed at GSFC (4, 5).
The positive current-feedback drive circuit provides a load-related inverter
drive throughout the major portion of the inverter cycle. The negative
voltage feedback yN saturates the saturable reactor (SR) and recycles the	 }
inverter. The uniqueness of this inverter circuit lies in the inclusion of the ^r
inductor L in the frequency -determining loop. The complex action resulting
from including L in the loop is analyzed in References (4) and (5). Briefly,
,
d,	 2
a
,tow-!
MW . 
SQUARE_
WAVE —
INPUT
OUTPUT
TRANSFORMER
(a) NEGATIVE OUTPUT
OUTPUT
i TRANSFORMER
{^	 Q l
	
SQUARE-	 V0
WAVE
INPUT	 sY
'f
i^
'
Q2
(b) POSITIVE OUTPUT
k	 Figure 2. Full-wave driven transistor synchronous rectification.
K i (Polarities are shown for half cycle when Q l i
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Figure 3. Inverter input current transient resulting from
"double-on" rectifier condition (10-kcm
vertical and 100-us/cm horizontal displacement).
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Figure 4. Inverter with means for base-current shaping for sweeping charge
carriers from base region (5). (Polarities are shown for half cycle
when Q 1 and D 1 are conducting; for other half cycle, polarities
reverse, and Q 2 and D 2 conduct.)
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the load-related shaping of the rase current by the inverter transistors Q
and Q2 i a generated by current sharing with the frequency-determining loop,
which is also coupled to the base-driving, current-feedback transformer.
	 This
shaping results in an efficient and reliable inverter switchover with the follow-
ing unique characteristics;
1.
	 The shaping results in the separation and control of the base-current
reduction (switching-off transistor) and base-current overdrive
(switching-on transistor	 to separate time intervals,
	
The initiation
^ of switchover occurs only after stored base charges are minimized	
and conditions for switching are optimized.	 Fall time is rapid.
2.	 The base current of the switching-off transistor is reduced in a
controlled manner, and as a function of load prior to switch-over
initiation, to a minimal value at the instant of switchover.
	 There is
a minimal storage time existent at switchover which reduces the
storage-tine-overlap (double-on) problem of the push-pull inverters,
3.	 An overdrive occurs after switchover, resulting in a rapid rise time
for the switching-on transistor.	 The overdrive current of the	 ='
a switching-on transistor is a function of lead current (the peak value
	
s	
.-.
is twice the normal load-related drive).
Overall inverter-circuit reliability is enhanced by the use of load-side current
feedback.	 This provides the efficiency advantages of load-related current
feedback without the cr,,tastrophic possibilities of output transformer saturation.I
GENERATION/UTILIZATION OF THE
NEW TRANSISTC?R SYNCHRONOUS
REC'TIFIER BASE DRIVE
In Figure 4, the square-wave-ac-to-de rectification employed diode rectifiers
	 {
D^ and D2 .	 The replacement of the diode rectifiers with transistor .synchro-
nous rectifiers that are base driven by the inverter current-feedback trans-
former Ti is illustrated in Figure 5. 	 The rectifier drive windings N 7 areplaced on the inverter current-feedback transformer rather than on the output
transformer (see Figure 2) as was done previously. 	 Using the voltages induced
in the N
	
windings for driving the transistor synchronous rectifiers has
f several advantages .
. In Figure 5, note that the inverter-transistor (Qi or Q2) emitter-base voltage
VEB is determined by the load-side current-feedback drive.
	
The N7 winding
voltage used to drive the transistor rectifier is related to the VEB -establishedNi winding voltage by the turns ratio:
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Figure 5. New base drive for driven transistor rectification. Part (a): Polarirtes
are shown for half cycle when Q  and Q3 are conducting; for other half
cycle, polarities re • ,erse, and Q2 and Q 4 conduct. Part (b): Polarities
are shown for half cycle when Q, and Q 4 are conducting; for other half
cycle, polarities reverse, and 0 2 and Q 3 conduct
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From Eq. 2 it is seen that the synchronous rectifier base drive level can be
nondissipatively adjusted by changing the turns ratio.
The synchronous rectifier drive voltage VN 7 is also related to the output load.
since VEQ is determined by load current feedback. This load-related rectifier
drive voltage causes the rectifier drive to increase with increased load. Thus,
an optimum rectifier load-to-base current ratio is maintained for static and
dynamic load changes. This , )nserves rectifier drive power while reducing
rectifier conduction losses.
f A beginning and end of the inverter half-cycle shaping of the rectifier-base
drive current is generated by the frequency-determining-loop action of the
inverter (4, 5). The typical load-related overdrive (switching -on transistor
rectifier) and drive reduction (switching-off transistor rectifier) are illustrated
in Figure G. This shaping of the transistor synchronous rectifier drive short-
ens the rectifier rise and fall times, and essentially eliminates the rectifier
storage-time (double-on) problem and thus improves reliability and efficiency.
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Substitution of rectifier diodes for the transistor rectifiers (as shown in
Figure 4) simplifies the situation; then, the inverter-transistor base current
is
N
I B (INV) " Ip 2 Ni	
(3),
The current feedback Is (INV) is both a function of and limited by the outputload.
When the transistor rectifiers are substituted back into the circuit (Figure 5),
the flow of the transistor synchronous rectifier base current I13(RECT) resultsin a reduction of the value of I B (INV) given in Eq. 3 because the total feed-
back current is both load determined and load limited. Since I B (RECT )
subtracts from 1B (INV), it is necessary to alter concurrently the NZ /N1 ratio(Eq. 3) and the N7 /N1 ratio (Eq. 2) to maintain the optimum IC/IB ratio of
both the inverter and rectifier transistors. Adjusting N2/N1 increases the
total feedback current to the value needed to supply the additional rectifier
drive power and maintain the inverter drive power at its proper level. Adjust-
ing N7/N1
 sets the voltage transformation ratio so that the optimum rectifier
IC/IB
 ratio is obtained. With proper N2/N1 and N7 /N 1 ratios, an optimumdrive of the inverter and rectifier bases is maintained for both static and
dynamic output-loading conditions. It is important to note that an improper
design that gives insufficient inverter-base drive Y. ll result in failure of the
circuit to start and run.
Cut-Off Condition of Driven Transistor Synchronous Rectifiers
As shown by the dashed lines in Figure 7, the cutoff transistor Q 2 operates in
an inverted mode (the physical emitter becomes the electrical collector, and
the physical collector becomes the electrical emitter), but Q2
 remains non-„
conducting because of the off ..:biasing polarity. Bright states (6), "A transistor,
when used in the inverted connection, has a room-temperature leakage current
at cut-off which is an order of magnitude lower than that of the normal connec-
tion. 11 Thus, the driven synchronous rectifier can be operated hotter thereby
reducing thermal runaway problems. From Figure 7, it is also noted that a
transistor with a reverse emitter-base voltage rating 
VEBREU (min) > Ve+ VIN + V DRIVE is needed to avoid breakdown.
The use of base -driven transistor synchronous rectification for the higher
voltage applications is limited by the emitter-base voltage requirement.
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Figure 7. Inverted operation of the off transistor in driven transistor
synchronous rectification.
A symmetrical transistor appears desirable for driven transistor synchronous
rectifier applications. Increased storage time to achieve higher voltage ratings
of such symmetrical transistors can 16e handled efficiently and reliably by the
load-related drive-shaping technique.
TEST PROCEDURE AND RESULTS
A low input voltage inverter and driven synchronous rectifie+ low output
voltage circuit, shown in Figure 8, was developed. The N s windings were
wound on the output transformer T2 to obtain a square-wave output of
approximately 5 V peak.. The N
7 windings for the synchronous rectifier base_drive were wound on the current transformer T1 . The N2 /N1
 and N7/N1 ratios
were adjusted for favorable drive conditions for the inverter and rectifier
transistors. For each test, the rectified do output was adjusted by varying
the output load and inverter input voltage. The leakage losses of the cutoff
transistor or diode were not included, as they were small enough to neglect.
The test conditions were I 0 = 5 A-and. Vo „ 5 V for test 1, and I 0 = 10 A and
Vo	 5 V for test 2.
For each test, the power out Po and the synchronous rectifier collector-
emitter dissipation PoE
 were measured directly with a pulse power monitor
(PPM). * The base-winding (NO power was calculated from voltage and
n»rra"+ msaa a»rnman+a Qnmo of +1,n +cw►i na l Ah +', .,h+' ;,,ea 4! ,^ '14'_ ^.,....t,^.,.«,...
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Figure S. Circuit for transistor synchronous rectification efficiency measurements.
The synchronous rectifier rectification efficiency 71 was calculated from
Pe	
t	 ^
tj
Po + PB + PC E'	 (4)
1
where PCE is the collector-emitter dissipation and Po is the power out,
both measured by the PPM, and PB is the base-winding drive power (from`
voltage/current measurements). Table I shows the base-driven 2N2732
synchronous rectifier test results.
Table 1
Rectifier Test Results
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Figure 11. Drive-winding voltages (0.5-V/cm vertical and 0.1-ms/cm
horizontal displacement).
(a )	 (b)
Figure 12. Base driving currents (0. 2-A,/ /cm vertical and 0. 1-ms/cm
horizontal displacement).
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Figure 13. Synchronous rectifier collector-emitter power dissipations part
(a), 1.2-W/cm vertical and 0.1-ms/cm horizontal displacement;
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Newly available Schottky hot-carrier power rectifier diodes* were subjected
to approximately the same operating conditions as the synchronous rectifiers.
The diodes were substituted for the transistors in the circuit of Figure 8, with
the N7 drive-windings open circuited. Some of the typical data for the power
diodes are illustrated in Figures 15 and 16. The power-diode rectifier
efficiencies were calculated from
Po
n^Po +PD,
where Po and the diode dissipation PD were both measured by PPM. The
results of the power-diode rectifier efficiency measurements are shown in
Tab le 2.
Table 2
Rectifier Efficiency Measurements
Io Po PD 77Test	 (A) (W) (W) M
1	 5 25.8 1.2 95.5
2	 10 51.6 3.0 94.5
CONCI JSIONS
The driven transistor synchronous rectifier has both a low forward drop when
conducting and low leakage when cut off. For very low output voltage require-
ments, very low saturation voltage transistors are available which can further
improve efficiency.
t
{ For the case of low output voltage requirements where a low input voltagea
converter is used (Figure 5), the load-related storage-time-compensated base
drive for transistor synchronous rectification has provided improved reliability
and efficiency. Demonstrated total dissipations Pc E + P were approximatelyhalf that of the most efficient low voltage power diodes avaible.
Where adequately rated transistors are available, some improvements of
rectification efficiency and reliability at moderately high output voltages is
possible using the new load-related, storage-time-compensated driven
synchronous rectifier technique.
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For the case of low output voltage requirements from moderately high voltage
sources where a step-down output transformer-rectifier combination is em-
ployed, the use of the new barrier-type power diodes yields higher reliability
than the use of a voltage-driven transistor synchronous rectifier (Figure 2)
and provides for a simplification of the basic circuit.
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